Loading...
Sr Staff/Staff/Senior Engineer–SoC Design Verification at RenesasElectronics
RenesasElectronicsHyderabad, in·1d ago
SeniorFull-timeGit
Salary Range
$26,520 - $35,880 /year
This salary is estimated based on similar roles. The actual salary may vary.
About the Role
We are seeking a diligent SoC Verification engineer to join our team at Renesas. This role is responsible for ensuring that our products, applications, and systems work correctly, safely, and securely through comprehensive verification tasks.
Key Responsibilities
- →Drive Verification R&D team driving technical execution and best in class methodologies used in the design of advanced microcontrollers and microprocessors.
- →Work closely with system architects to understand high level specifications to be able to verify them.
- →Work with various EDA vendors to deploy next generation tools.
- →Build strong collaboration with other R&D teams such as RTL, DFT, digital IP, PD, Design Enablement, Emulation, and Validation to achieve project milestones.
- →Promote continuous improvement to design techniques to ensure ‘Zero Defect’ chips.
- →Collaborate with SME’s and key leaders in architecture, systems, emulation, SoC design, software, physical design, and IP teams developing key technical networks to influence overall design improvements and verification methodologies.
- →Responsible for developing detailed Technical SoC verification execution plans, progress reports and tracking milestones, managing technical risks, and providing mitigations to meet schedule quality and costs commitments. Communicate across technical teams as well as provide executive level presentations.
- →Complete ownership for SoC verification quality sign-offs ensuring all deliverables for team hand-offs.
- →Drive best in class verification methodologies collaborating with global internal and external SME’s and developing adoption and compliance processes. Including, driving key innovation strategies which significantly impact efficiency and quality for overall R&D and ROI.
Requirements
- ✓Experience in Test Plan creation, Testcase creation, Coverage closure, Requirements traceability, and Gate Level Simulation.
- ✓Strong collaboration and communication skills.
- ✓Knowledge of EDA tools and SoC design.
